



FORM HD-1449 (Based on Form PTO-1449)

PATENT AND TRADEMARK OFFICE
INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Sheet 1 of 4

ATTORNEY DOCKET No.

MP0088

SERIAL No.

09/920,241

APPLICANT

Pierte ROO

FILING DATE

August 1, 2001

GROUP

2631

U.S. PATENT DOCUMENTS

Ref. Desig.	Examiner's Initials	Document Number	Date	Name	Class/ Subclass	(If appropriate) Filing Date
1.		6,201,841	03/2001	Iwamatsu et al.		
2.		6,576,746 B2	06/2003	McBride et al.		
3.		6,744,931	06/2004	Komiya et al.		

FOREIGN PATENT DOCUMENTS

Ref. Desig.	Examiner's Initials	Document Number	Date	Country	Class/ Subclass	Translation Yes	No
1.		NONE					

OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, etc.)

Ref. Desig.	Examiner's Initials	
1.		Rao, Sailesh; Short Course: Local Area Networks, International Solid State Circuits Conference; Sailesh Rao; Outline Implementing Gigabit Ethernet Over Cat-5 Twisted-Pair Cabling; Jack Kenny; Signal Processing and Detection in Gigabit Ethernet; Feb. 1999; 3 pages
2.		Techdictionary.com definition of decoder, Link: http://www.techdictionary.com ; Dec. 2005; 1 page
3.		University of Pennsylvania CSE Digital Logic Lab re decoders. Link: http://www.cse.dmu.ac.uk/~sexton/WWW/Pages/cs2.html ; Dec. 2005; 3 pages
4.		Maneatis, John G.; "FA 8.1: Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques; Nov. 1996; pp.1723-1732
5.		Dehng et al; "A Fast-Lock Mixed-Mode DLL Using a 2-b SAR Algorithm"; IEEE Journal of Solid State Circuits, Vol. 36, No. 10; Oct. 2001; pp. 1464-1471
6.		Razavi; "Principles of Data Conversion System Design"; Textbook IEEE Press; Jan. 1995; 139 pages
7.		Mano; "Digital Logic and Computer Design"; Prentice Hall; copyright Jan. 1979; 627 pgs.

Examiner:

Date Considered:

EXAMINER: Please initial if citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<p>FORM HDP-1449 (Based on Form PTO-1449)</p> <p>PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)</p> <p>Sheet 2 of 4</p>	ATTORNEY DOCKET NO.	SERIAL NO.
	MP0088	09/920,241
	APPLICANT	
	Pierte ROO	
	FILING DATE	GROUP
	August 1, 2001	2631

OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, etc.)		
Ref. Desig.	Examiner's Initials	
8.		Farjad-rad, et al; "4.5 A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly Integrated Data Communication Chip"; 2002; 8 pgs. IEEE - ISSCC - Jan. 2000
9.		Gotoh et al; "All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High-Speed DRAMS"; IEEE Symposium on VLSI Circuits, Feb. 1997
10.		Johnson et al; "THAM 11.2: A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization"; IEEE Solid State Circuits Conf., Feb. 1988; pp. 142-143; 334-335.
11.		Sonntag et al; "FAM: 11.5: A Monolithic CMOS 10MHz DPLL for Burse-Mode"; IEEE Solid State Circuits Conf.; Feb. 1990
12.		Garlepp et al; "A Portable Digital DLL Architecture for CMOS Interface Circuits", Feb. 1998 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 214-215
13.		Lin et al; "A Register-Controller Symmetrical DLL for Double-Data-Rate DRAM"; IEEE Journal Solid State Circuits; April 1999; pp. 565-568
14.		Dehng et al; "Clock-Deskaw Buffer Using a SAR-Controlled Delay-Locked Loop"; IEEE Journal of Solid State Circuits; Nov. 2002; Vol. 35, No. 8; pp.1128-1136.
15.		Kim et al; "A Low-Power Small-Area 7.28-ps-Jitter 1-GHz DLL-Based Clock Generator"; IEEE Journal of Solid State Circuits; Nov. 2002; Vol. 37, No. 11; Pgs. 1414-1420
16.		Lin et al; "A 10-b, 500-Msample/s CMOS DAC in 0.6mm ² "; IEEE; Dec. 1996; 11 pgs.
17.		Gray et al; "Analysis and Design of Analog Integrated Circuits", 04/09/2001; pp. 217-221.
18.		Gray et al; "Analysis and Design of Analog Integrated Circuits", 04/09/2001; pp. 270 and 274
19.		Dally et al; "Digital Systems Engineering"; Cambridge Univ. Press; June 1998; cover and pgs. 390-391
20.		Hellwarth et al; "Digital-to-analog Converter having Common-mode Isolation and Differential Output"; IBM Journal of Research & Development; Jan. 1973
21.		Shoval et al; "WA 18.7 - A Combined 10/125 Mbaud Twisted-Pair Line Driver with Programmable Performance/Power Features"; IEEE Int'l. Solid State Circuit Conf. Feb. 2000; Solid State Circuits, IEEE Journal of, Vol. 35, Issue 12, Nov. 2000; pp. 314-315
22.		Chien; "Monolithic CMOS Frequency Synthesizer for Cellular Applications"; Solid State Circuits, IEEE Journal of, Vol. 35, Issue 12, Dec. 2000

Examiner:	Date Considered:
-----------	------------------

EXAMINER: Please initial if citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM HDP-1449 (Based on Form PTO-1449) PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE CITATION (Use several sheets if necessary) Sheet 3 of 4	ATTORNEY DOCKET NO.	SERIAL No.
	MP0088	09/920,241
	APPLICANT	
	Pierle ROO	
	FILING DATE	GROUP
	August 1, 2001	2631

OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, etc.)		
Ref. Desig.	Examiner's Initials	
23.		Chien; "Low-Noise Local Oscillator Design Techniques using DLL-based Frequency Multiplier for Wireless Applications"; Dissertation; Univ. of Calif., Berkley; Spring 2000
24.		Song; "Dual Mode Transmitter with Adaptively Controlled Slew Rate and Impedance Supporting Wide Range Data Rates"; ASIC/SOC Conf., Sept. 9-12, 2001
25.		Heliums et al; "An ADSL Integrated Active Hybrid Circuit"; Aug. 7, 2002
26.		He et al; "A DSP Receiver for 1000 Base-T PHY"; IEE Solid State Circuits Conf. 2001, Digest of Tech Papers; IEEE Journal of Solid State Circuits, Feb. 2001
27.		Roo et al; "A CMOS Transceiver Analog Front-end for Gigabit Ethernet over Cat-5 Cables"; Solid State Circuits Conf., Feb. 5, 2001, Digest of Technical Papers; Journal of IEEE Solid State Circuits, Feb. 2001
28.		Shoael et al; "A 3V Low Power 0.25µm CMOS 100Mb/s Receiver for Fast Ethernet"; May 6, 2001
29.		Chien et al; "TP 12.4: A 900-MHz Local Oscillator using a DLL-based Frequency Multiplier Technique for PCS Applications"; Journal of IEEE Solid State Circuits; Feb. 2000; pgs. 202-203 and 458
30.		Van de Plassche; "Integrated Analog-to-Digital and Digital-to-Analog Converters - Chapter 6"; Boston: Clower Academic Publishers; May 1994; pp. 211-271
31.		Millman et al; "Pulse, Digital, and Switching Waveforms"; June 1965; pp. 674-675
32.		Weigandt et al; "Analysis of Timing Jitters in CMOS Ring Oscillators"; IEEE Symposium on Circuits and Systems; May 1994; pp. 27-30
33.		Dally et al; "High Performance Electrical Signaling"; June 1998
34.		Munshi et al; "Adaptive Impedance Matching"; Dec. 1999; pp. 69-72
35.		Kim et al; "PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design"; 1994 IEEE Symposium on Circuits and Systems; May 1994; pp. 31-34
36.		Lin et al; "TP 12.5: A 1.4 GHz Differential Low-Noise CMOS Frequency Synthesizer using a Wideband PLL Architecture"; Feb. 2000; pp. 204-205 and 458
37.		The Authoritative Dictionary of IEEE Standards Terms, 7th Edition; July 2000; page 280
38.		Goldberg, Lee; "Gigabit Ethernet PHY Chip Sets LAN Speed Record for CopperStory"; Tech Insights; Nov. 16, 1998

Examiner:	Date Considered:
-----------	------------------


EXAMINER: Please initial if citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM HDP-1449 (Based on Form PTO-1449) PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE CITATION (Use several sheets if necessary) Sheet 4 of 4	ATTORNEY DOCKET NO.	SERIAL No.
	MP0088	09/920,241
	APPLICANT	
	Pierte ROO	
	FILING DATE	GROUP
	August 1, 2001	2631

OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, etc.)		
Ref. Desig.	Examiner's Initials	
39.		Kelly, N. Patrick et al; "WA 18.5 - A Mixed-Signal DFE/FFE Receiver for 100Base-TX Applications", ISSCC 2000/Session 18/Wireline Communications/Paper WA 18.5, 2000 IEEE Int'l. Solid-State Circuits Conf., Feb. 7, 2000; pp. 310-311.
40.		Linear Technology, "High Speed Modem Solutions", InfoCard 20, Linear Technology Corporation, Dec. 1994
41.		Linear Technology, LT1355/LT1356, Dual and Quad 12MHz, 400V/us Op Amps, Linear Technology Corporation, Dec. 1994, pp. 1-16
42.		Linear Technology, LT1358/LT1359, Dual and Quad 25MHz, 600V/us Op Amps, Linear Technology Corporation, Dec. 1994, pp. 1-12
43.		Linear Technology, LT1361/LT1362, Dual and Quad 50MHz, 800V/us Op Amps, Linear Technology Corporation, Dec. 1994, pp. 1-12
44.		Linear Technology, LT1364/LT1365, Dual and Quad 70MHz, 1000V/us Op Amps, Linear Technology Corporation, Dec. 1994, pp. 1-12
45.		Linear Technology, LT1813/LT1814, Dual and Quad 3mA, 100MHz, 750V/us Op Amps, Linear Technology Corporation, Dec. 1994, pp. 1-16
46.		Yamaguchi et al; "400Mbit/s Submarine Optical Repeater Using Integrated Circuits", Fujitsu Laboratories Ltd.; Jan. 1986 (and English Language Translation)
47.		Uda et al; "125Mbit/s Fiber Optic Transmitter/Receiver with Duplex Connector", Fiber Optic Communications Development Div., NEC Corporation, NEC Engineering, Ltd., Fiber and Integrated Optics, Vol. 5, Issue 3; Jan. 1985 (and English Language Translation)
48.		IEEE Standards 802.3ab-2002, "Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications"; March 8, 2002; pp. 147-249

Examiner:	Date Considered:
-----------	------------------

EXAMINER: Please initial if citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



FORM HD-1449 (Based on Form PTO-1449)

PATENT AND TRADEMARK OFFICE
INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Sheet 1 of 2

ATTORNEY DOCKET No.

MP0088

SERIAL No.

09/920,241

APPLICANT

Roo, Piete

FILING DATE

August 1, 2001

GROUP

2682

U.S. PATENT DOCUMENTS


Ref. Desig.	Examiner's Initials	Document Number	Date	Name	Class/ Subclass	(If appropriate) Filing Date
1.	81	4,112,253	9/1978	Wilhelm	1	
2.	61	4,152,541	5/1979	Yuen	1	
3.	27	4,393,370	7/1993	Hareyama	1	
4.	27	5,388,092	2/1995	Koyama et al	1	
5.	27	5,666,354	9/1997	Cecchi et al	1	
6.	27	5,796,725	8/1998	Muraoka	1	
7.	61	5,822,426	10/1998	Rasmus et al	1	
8.	21	5,825,819	10/1998	Cogburn	1	
9.	27	5,864,587	1/1999	Hunt	1	
10.		6,201,841		Iwamatsu et al	1	
11.		6,744,931		Komiya et al	1	
12.	27	6,468,032 B1	6/2002	Lye et al	1	
13.		6,576,746 B2		McBride et al	1	
14.	27	4,535,206	8/1985	Falconer	1	
15.	61	4,878,244	10/1989	Gawargy	1	
16.	27	RE 30,111	10/1979	Blood, Jr.	1	
17.	27	5,887,059	3/1999	Xie et al	1	
18.	27	6,577,114	6/10/2003	Roo, Piete	1	

Examiner:

Date Considered:

10/22/07

EXAMINER: Please initial if citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



FORM PDP-1449 (Based on Form PTO-1449)

PATENT AND TRADEMARK OFFICE
INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Sheet 2 of 2

ATTORNEY DOCKET NO.

MP0088

SERIAL NO.

09/920,241

APPLICANT

Roo, Piete

FILING DATE

August 1, 2001

GROUP

2682

FOREIGN PATENT DOCUMENTS

Ref. Desig.	Examiner's Initials	Document Number	Date	Country	Class/ Subclass	Translation	
						Yes	No
1.	ET	WO 99/46867	9/1999	Agazzi et al	—		
2.	ET	WO 00/28663 A2	5/2000	Hatamian et al	—		
3.	ET	WO 00/28663 A3	5/2000	Hatamian et al	—		
4.	ET	WO 00/28691 A2	5/2000	Agazzi et al	—		
5.	ET	WO 00/28691 A3	5/2000	Agazzi et al	—		

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)

Ref. Desig.	Examiner's Initials	
1.		Sailesh Rao; Short Course; Local Area Networks, International Solid State Circuits Conference; Sailesh Rao; Outline Implementing Gigabit Ethernet Over Cat-5 Twisted-Pair Cabling; Jack Kenny; Signal Processing and Detection in Gigabit Ethernet; 3 pages
2.	ET	Kamran Azadet and Chris Nicole; Low-Power Equalizer Architectures for High-Speed Modems; October 1998; pages 118-126
3.		Techedictionary.com definition of decoder; Link: http://www.teghdictionary.com/ ; 1 page
4.		University of Pennsylvania CSE Digital Logic Lab re decoders. Link: http://www.cse.dmu.ac.uk/~sexton/WWW/Pages/CS2.html ; 3 pages

Examiner: 

Date Considered: 10/22/07

EXAMINER: Please initial if citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

[illegible]



FORM PTO 1449 MODIFIED
U.S. PATENT AND TRADEMARK OFFICE

ATTORNEY DOCKET NO.

MP0088

APPLICATION NO.

09/920,241

LIST OF REFERENCES CITED BY APPLICANT

APPLICANT

Pierte ROO

FILING DATE

08/01/2001

GROUP

2631

DATE SUBMITTED TO USPTO: August 11, 2005

OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)

EXAMINER
INITIALS

Rae, Short Course: Local Area Networks

Bazavi, Principles of Data Conversion System Design

Mano, Digital Logic and Computer Design

Farjad-rad, et al., 4.5 A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly Integrated Data Communication Chip

Getch, et al., All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High-Speed DRAMS

Johnson, et al., THAM 11.2: A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization

Sennag, et al., FAM: 11.5: A Monolithic CMOS 10MHz DLL for Burst-Mode

Garlepp, et al., A Portable Digital DLL Architecture for CMOS Interface Circuits

Lin, et al., A Register-Controller Symmetrical DLL for Double-Data-Rate DRAM

Garlepp, et al., A Portable Digital DLL for High-Speed CMOS Interface Circuits

Dehng, et al., Clock Deskew Buffer Using a SAR-Controlled Delay-Locked Loop

Kim, et al., A Low-Power Small Area 7.26-ps-Jitter 1-GHz DLL-Based Clock Generator

Dehng, et al., A Fast Lock Mixed-Mode DLL Using a 2-b SAR Algorithm


Lin, et al., A 10-b, 500-Msample/s CMOS DAC in 0.6mm²

EXAMINER

DATE CONSIDERED

10/22/07

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



FORM PTO 1449 MODIFIED
U.S. PATENT AND TRADEMARK OFFICE

ATTORNEY DOCKET NO.

MP0088

APPLICATION NO.

09/920,241

LIST OF REFERENCES CITED BY APPLICANT

APPLICANT

Pierre ROO

DATE SUBMITTED TO USPTO: August 9, 2005

FILING DATE

08/01/2001

GROUP

2631

FOREIGN PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT
9	WO 00/28663 A3	05/18/2000	Europe			
9	WO 00/28691 A3	05/18/2000	Europe			

OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)

	Rao, Short Course: Local Area Networks
	Razavi, Principles of Data Conversion System Design
	Mano, Digital Logic and Computer Design
	Farjad-rad, et al., 4.5 A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly Integrated Data Communication Chip
	Getch, et al., All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High-Speed DRAMS
	Johnson, et al., THAM 11.2: A Variable Delay Line Phase-Locked Loop for CPU-Coprocessor Synchronization
	Sonntag, et al., FAM: 11.5: A Monolithic CMOS 10MHz DLL for Buser-Mode
	Garlepp, et al., A Portable Digital DLL Architecture for CMOS Interface Circuits
	Lin, et al., A Register-Controller Symmetrical DLL for Double-Data-Rate DRAM
	Garlepp, et al., A Portable Digital DLL for High-Speed CMOS Interface Circuits
	Behng, et al., Clock-Delay Buffer Using a SAR-Controlled Delay-Locked Loop
	Kim, et al., A Low-Power Small-Area 7.28-ps-Jitter 1-GHz DLL-Based Clock Generator
	Behng, et al., A Fast Lock Mixed-Mode DLL Using a 2-b SAR Algorithm
	Lin, et al., A 10-b, 500-Msample/s CMOS DAC in 0.6mm ²

EXAMINER

DATE CONSIDERED

10/22/07

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



FORM PTO 1449 MODIFIED
U.S. PATENT AND TRADEMARK OFFICE

ATTORNEY DOCKET NO.	APPLICATION NO.
MP0088	09/920,241
APPLICANT	
Pierle ROO	
FILING DATE	GROUP
08/01/2001	2631

LIST OF REFERENCES CITED BY APPLICANT

DATE SUBMITTED TO USPTO: July 29, 2005

FOREIGN PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT
9	06-97831	04/08/1994	Japan	—	—	with Translation
9	05-064231 A	03/12/1993	Japan	—	—	Abstract
9	09-55770	08/17/1995	Japan	—	—	with Translation
9	09-270707	03/03/1996	Japan	—	—	with Translation
9	2001-177409	12/16/1999	Japan	—	—	with Translation

OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)

	Helwarth, et al., "Digital-to-analog Converter having Common-mode Isolation and Differential Output",
9	Sedra et al., Microelectronic Circuits, Third Edition, 1991, pp. 48-115.
9	Lee, et al., "A CMOS Serial Link for Fully Duplexed Data Communication", April, 1995.
	Shoval et al., "WA 18.7 - A Combined 10/125 Mbaud Twisted-Pair Line Driver with Programmable Performance/Power Features," 2000, pp. 314-315.
9	Song, et al., "FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels (Slide Supplement), 1996.
	Chien, "Monolithic CMOS Frequency Synthesizer for Cellular Applications", March 12-13.
9	Chien, "Delay Based Monolithic CMOS Frequency Synthesizer for Portable Wireless Applications", May 20, 1998.
	Chien, "Low-Noise Local Oscillator Design Techniques using DLL-based Frequency Multiplier for Wireless Applications", 2000.
9	Cho et al., "A Single-Chip CMOS Direct Conversion Transceiver for 900 MHz Spread-Spectrum Digital Cordless Telephones"; 1999
9	Shoval et al., "A CMOS Mixed-Signal 100Mb/s Receive Architecture for Fast Ethernet"; 1999
9	Hester et al., "CODEC for Echo-Canceling Full-Rate ADSL Modems"; December, 1999
9	Nack, et al., "A Constant Slew Rate Ethernet Line Driver", May, 2001.
	Song, "Dual Mode Transmitter with Adaptively Controlled Slew Rate and Impedance Supporting Wide Range Data Rates", 2001.
9	Yee et al., An Integratable 1-2.5 Gbps Low Jitter CMOS Transceiver with Built in Self Test Capability, 1999
9	Intersil, HC-5509B ITU CO/Loop Carrier SLIC, 8/2003
9	Regan, ADSL Line Driver/Receiver Design Guide, Part 1, 2/2000
9	Phillips, The HC-5502X14X Telephone Subscriber Line Interface Circuits (SLIC), 1/1997
9	Fuad Surial Atiya, et al., An Operational Amplifier Circulator Based on the Weighted Summer, 6/1975

EXAMINER

DATE CONSIDERED

10/22/07

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO 1449 MODIFIED U.S. PATENT AND TRADEMARK OFFICE		ATTORNEY DOCKET NO. MP0088	APPLICATION NO. 09/920,241
LIST OF REFERENCES CITED BY APPLICANT		APPLICANT Pierle ROO	
		FILING DATE 08/01/2001	GROUP 2631
DATE SUBMITTED TO USPTO: July 29, 2005			
OTHER DOCUMENTS			
21	Narayanan et al., Doppler Estimation Using a Coherent Ultrawide-Band Random Noise Radar, 6/2000		
9	Stephens, Active Output Impedance for ADSL Line Drivers, 11/2002		
	Hellums et al., An ADSL Integrated Active Hybrid Circuit		
9	Azadet et al., A Gigabit Transceiver Chip Set for UTP CA-6 Cables in Digital CMOS Technology, 2/2000		
	He et al., A DSP Receiver for 1000 Base-T PHY, 2001		
9	Baird et al., A Mixed Sample 120M s PRML Solution for DVD Systems, 1999		
9	Baker, An Adaptive Cable Equalizer for Serial Digital Rates to 400Mb/s, 1996		
21	Everitt et al., A 10/100Mb/s CMOS Ethernet Transceiver for 10BaseT, 10BaseTX and 100Base FX, 1998		
	Reo et al., A CMOS Transceiver Analog Front-end for Gigabit Ethernet over Cat-5 Cables, 2001		
	Shoaei et al., A 3V Low Power 0.25um CMOS 100Mb/s Receiver for Fast Ethernet, 2000		
21	Walker et al., A Two Chip 1.5 GBd Serial Link Interface, 12/1992		
	Chien, et al., "TP 12.4: A 900-MHz Local Oscillator using a DLL-based Frequency Multiplier Technique for PCS Applications"		
9	Lee, et al., "A 3V 10b 100 MS/s Digital-to-Analog Converter for Cable Modem Applications, August 28-30, 2000 pp. 203-205.		
9	Rudell, et al., "SA 18.3: A 1.9 GHz Wide-band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications," 1997, pp. 304-305, 476.		
9	Young, et al., "Monolithic High-Performance three-Dimensional Coil Inductors for Wireless Communications, 1997		
21	Wu, et al., "A low glitch 10-bit 75 MHz CMOS video D/A converter, January 1995, pp. 68-72		
EXAMINER	DATE CONSIDERED 10/22/07		
* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through cit. if not in conformance and not considered. Include copy of this form with next communication to applicant.			

ATTORNEY DOCKET NO. APPLICATION NO.
MP0088 09/920,241

LIST OF REFERENCES CITED BY APPLICANT

DATE SUBMITTED TO USPTO: July 29, 2005

APPLICANT
Pierle ROO

FILING DATE GROUP
08/01/2001 2631

FOREIGN PATENT DOCUMENTS

*EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT
BT	63-300700	07/12/1988	Japan	—	—	Abstract
BT	06-029853	02/04/1994	Japan	—	—	Abstract
BT	62-159925	7/15/87	Japan	—	—	with Translation
BT	6-276182	9/30/94	Japan	—	—	with Translation

OTHER DOCUMENTS (including author, title, date, pertinent pages, etc.)

BT	Johns, et al., "Integrated Circuits for Data Transmission Over Twisted Pair Channels", March, 1997, pgs. 398-406.
BT	"IEEE Standard 802.3: Part 3 Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Detection", March 8, 2002, pages 1-1538
BT	Young, et al., "A Low-Noise RF Voltage-Controlled Oscillator Using On-Chip High-Q Three-Dimensional Coil Inductor and Micromachined Variable Capacitor", June 8-11, 1998, pgs. 128-131.
BT	Young, et al., "A Micromachined Variable Capacitor for Monolithic Low-Noise VCOS", 1996, pgs. 86-89.
BT	Abidi, et al., "FA 7.2: The Future of CMOS Wireless Transceivers", February 7, 1997, pgs. 118-119, 440.
BT	Eto, et al., "A 333 MHz, 20mW, 18ps Resolution Digital DLL using Current-controlled Delay with Parallel Variables Resistor DAC (PVR-DAC)", August 28-30, 2000, pgs. 349-350.
BT	Ivan Jorgensen, et al., "Design of a 10-bit 100 MSamples/s BiCMOS D/A Converter", 1996, pgs. 730-733.
BT	Henriques, et al., "A CMOS Steering-Current Multiplying Digital-to-Analog Converter", 1995, pgs. 145-155.
BT	Wikner, et al., "Modeling of CMOS Digital-to-Analog Converters for Telecommunication", May, 1999, pgs. 489-499.
BT	Van der Plas, et al., "A 14-Bit Intrinsic Accuracy Q ² Random Walk CMOS DAC", December, 1999, pgs. 1708-1718.
BT	Radke, et al., "A 14-Bit Current-Mode $\Sigma\Delta$ DAC Based Upon Rotated Data Weighted Averaging", August, 2000, pgs. 1074-1084.
BT	Shui, et al., "Mismatch Shaping for a Current-Mode Multibit Delta-Sigma DAC", March, 1999, pgs. 331-338.
BT	Hamasaki, et al., "A 3-V, 22-mV Multibit Current-Mode $\Sigma\Delta$ DAC with 100 dB Dynamic Range", December, 1996, pgs. 1888-1894.
	Van de Plassche, "Integrated Analog-to-Digital and Digital-to-Analog Converters - Chapter 6, pgs. 211-271.
	Millman, et al., "Pulse, Digital, and Switching Waveforms", pgs. 674-675.
BT	Tsutomu Kamoto, "An 8-bit 2-ns Monolithic DAC", February, 1988.

EXAMINER


DATE CONSIDERED


8/22/07

* EXAMINER: Initial if reference considered; neither or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.


FORM PTO 1449 MODIFIED U.S. PATENT AND TRADEMARK OFFICE				ATTORNEY DOCKET NO. MP0088		APPLICATION NO. 09/920,241	
LIST OF REFERENCES CITED BY APPLICANT				APPLICANT Pierle ROO			
				FILING DATE 08/01/2001		GROUP 2631	
DATE SUBMITTED TO USPTO: July 29, 2005							
FOREIGN PATENT DOCUMENTS							
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT	
OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)							
21		Weaver, Jr., "A Third Method of Generation and Detection of Single-Sideband Signals," December 1956, pp. 1703-1705.					
21		Niknejad et al., "Analysis and Optimization of Monolithic Inductors and Transformers for RF ICs," 1997, pp. 375-378.					
		Weigandt et al., "Analysis of Timing Jitters in CMOS Ring Oscillators," pp. 27-30.					
21		Niknejad et al., "Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF IC's," October 1998, pp. 1470-1481.					
21		American National Standard, "Fibre Distributed Data Interface (FDDI) - Token Ring Twisted Pair Layer Medium Dependent (TP-PMD)," September 25, 1995.					
21		Nguyen et al., "Si IC-Compatible Inductors and LC Passive Filters," August 1990, pp. 1028-1031.					
21		Gardner, "Charge-Pump Phase-Lock Loops," November 1980, pp. 1849-1858.					
		Dally et al., "High Performance Electrical Signaling."					
21		Davies, "Digital Generation of Low-Frequency Sine Waves," June 1969, pp. 97-105.					
21		Abidi, "TP 11.1: Direct-Conversion Radio Transceivers for Digital Communications," 1995.					
21		Dolle, "A Dynamic Line-Termination Circuit for Multireceiver Nets," December 1993, pp. 1370-1373.					
21		Su et al., "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits," April 1993, pp. 420-430.					
21		Gray et al., "Future Directions in Silicon ICs for RF Personal Communications," 1995, pp. 83-90.					
21		Gabara, "On-Chip Terminating Registers for High Speed ECL-CMOS Interfaces," 1992, pp. 292-295.					
21		Horowitz et al., "High-Speed Electrical Signaling: Overview and Limitations," 1998, pp. 12-24.					
21		Efendovich et al., Multifrequency Zero-Jitter Delay-Locked Loop, 1/1994, 67-70					
		Munshi et al., Adaptive Impedance Matching, 69-72					
21		Niknejad et al., Numerically Stable Green Function for Modeling and Analysis of Substrate Coupling in Integrated Circuits, 4/1998, 305-315					
21		Hajimiri et al., Phase Noise in Multi-Gigahertz CMOS Ring Oscillators, 1998, 49-52					
		Kim et al., PLL/DLL System Noise Analysis for Low-Jitter Clock Synthesizer Design, 31-34					
EXAMINER				DATE CONSIDERED 10/22/07			
* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							


FORM PTO 1449 MODIFIED U.S. PATENT AND TRADEMARK OFFICE				ATTORNEY DOCKET NO. MP0088		APPLICATION NO. 09/920,241	
LIST OF REFERENCES CITED BY APPLICANT				APPLICANT Pierte ROO			
				FILING DATE 08/01/2001		GROUP 2631	
				DATE SUBMITTED TO USPTO: July 29, 2005			
FOREIGN PATENT DOCUMENTS							
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT	
OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)							
	Shoval et al., "WA 16.7 - A Combined 10/125 Mbaud Twisted Pair Line Driver with Programmable Performance/Power Features," 2000, pp. 314-315.						
e1	Myson Technology, "MTD214 - Ethernet Encoder/Decoder and 10BaseT Transceiver with Built-in Waveform Shaper," 1997, pp. 1-11.						
e1	Myson Technology, "MTD972 (Preliminary) 100BaseTX PCS/PMA," 1997, pp. 1-21.						
e1	Craninckx et al., "A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors," 1997, pp. 736-744.						
e1	Craninckx et al., "A 1.8-GHz Low-Phase-Noise Voltage-Controlled Oscillator with Prescaler," 1995, pp. 1474-1482.						
e1	Hung et al., "A 1.24-GHz Monolithic CMOS VCO with Phase Noise of 137 dBc/Hz at a 3-MHz Offset," 1999, pp. 111-113.						
e1	Rudell et al., "A 1.9-GHz Wide-Band IF Double Conversion CMOS Receiver for Cordless Telephone Applications," 1997, pp. 2071-2088.						
	Lip et al., "TP 12.5: A 1.4 GHz Differential Low-Noise CMOS Frequency Synthesizer using a Wideband PLL Architecture," 2000, pp. 204-205, 458.						
e1	Razavi, "SP 23.6: A 1.8 GHz CMOS Voltage-Controlled Oscillator," 1997, pp. 388-389.						
e1	Dec et al., "MP 4.8: A 1.9 GHz Micromachine-Based Low-Phase-Noise CMOS VCO," 1999, pp. 80-81, 449.						
e1	Sato et al., "SP 21.2: A 1.9 GHz Single-Chip IF Transceiver for Digital Cordless Phones," February 10, 1996.						
e1	Lee et al., "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabytes/s DRAM," 1994, pp. 1491-1496.						
e1	Joo Leong Tham, et al., "A 2.7-V 900-MHz/1.9-GHz Dual-Band Transceiver IC for Digital Wireless Communication," 1999, pp. 286-291.						
e1	Lam et al., "WP 23.6: A 2.6 GHz/5.2 GHz CMOS Voltage-Controlled Oscillator," 1999, pp. 402-403, 484.						
e1	Marshall et al., "TA 8.7: A 2.7V GSM Transceiver ICs with On-Chip Filtering," 1995.						
EXAMINER <i>[Signature]</i>				DATE CONSIDERED 10/22/07			
* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							


FORM PTO 1449 MODIFIED U.S. PATENT AND TRADEMARK OFFICE		ATTORNEY DOCKET NO. MP0088	APPLICATION NO. 09/920,241
LIST OF REFERENCES CITED BY APPLICANT		APPLICANT Pierle ROO	
		FILING DATE 08/01/2001	GROUP 2631
DATE SUBMITTED TO USPTO: July 29, 2005			
OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)			
27	Rudell et al., Recent Developments in High Integration Multi-Standard CMOS Transceivers for Personal Communication Systems, 1998, 149-154		
27	Shoval et al., A 100 Mb/s BiCMOS Adaptive Pulse-Shaping Filter, 12/1995, 1692-1702		
27	Jansen et al., SP 23.8: Silicon Bipolar VCO Family for 1.1 to 2.2 GHz with Fully-Integrated Tank and Tuning Circuits, 2/8/1997, 392-393 & 492		
	Cho et al., "A Single-Chip CMOS Direct Conversion Transceiver for 900 MHz Spread-Spectrum Digital Cordless Telephones"; 1999		
	LIBERALI ET AL., "Progress in High-Speed and High -Resolution CMOS Data Converters", September 12-14, 1995, pages 19-28		
	SEDRA et al., "Micro-Electronic Circuits", 1982, pages 95-97 and 243-247		
	DP83220 CDL™ Twisted Pair FDDI Transceiver Device", October 1992		
	MIKI ET AL., "An 80-MHz 8-bit CMOS D/A Converter", December 1986, pages 983-988		
	LETHAM ET AL., "A high-performance CMOS 70-Mhzpalette/DAC", December 1987, pages 1041-1047		
	NAKAMURA ET AL., "A 10-b 70-MS/s CMOS D/A converter", April 1991, pages 637-642		
	TAKAKURA ET AL., "A10 bit 80 MHz glitchless CMOS D/A/ converter", May 1991, pages 26.5.1-26.5.4		
	FOURNIER ET AL., "A 130-MHz 8-b CMOS video DAC for HDTV applications", July 1991, pages 1073-1077		
	REYNOLDS, "A 320 MHz CMOS triple 8b DAC with on-chip PLL and hardware cursor", February 1994, pages 50-51		
27	CHIN ET AL., "A 10-b 125 MHz CMOS digital-to-analog (DAC) with threshold-voltage compensated current sources", November 1994, pages 1374-1380		
	<u>The Authoritative Dictionary of IEEE Standards Terms 7th Edition, page 280</u>		
27	Chan, et al., "A 100 Mb/s CMOS 100Base-T3 Fast Ethernet Transceiver for Category 3, 4, & 5 UTP, 1998		
27	WANG, et al., "A 1.2 GHz programmable DLL-Based Frequency Multiplier for Wireless Applications, December 2004		
EXAMINER 		DATE CONSIDERED 10/22/07	
* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.			



FORM PTO 1449 MODIFIED U.S. PATENT AND TRADEMARK OFFICE		ATTORNEY DOCKET NO. MP0088		APPLICATION NO. 09/920,241		
LIST OF REFERENCES CITED BY APPLICANT				APPLICANT Pierle ROO		
				FILING DATE 08/01/2001	GROUP 2631	
DATE SUBMITTED TO USPTO: July 25, 2005						
FOREIGN PATENT DOCUMENTS						
EXAMINER INITIALS		DOCUMENT NUMBER	DATE	COUNTRY	CLASS SUBCLASS	TRANSLATION OR ABSTRACT
OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)						
01		LIBERALI ET AL., "Progress in High-Speed and High -Resolution CMOS Data Converters", September 12-14, 1995, pages 19-28				
01		SEDRA et al., "Micro-Electronic Circuits", 1982, pages 95-97 and 243-247				
01		DP83220 CDL™ Twisted Pair FDDI Transceiver Device", October 1992				
01		SU ET AL., "A CMOS Oversampling D/A Converter with a Current-Mode Semidigital Reconstruction Filter", December 1993, pages 1224-1233				
		GOLDBERG, Gigabit Ethernet PHY Chip Sets LAN Speed Record for Copper Story" 6 pages				
01		MIKI ET AL., "An 80-MHz 8-bit CMOS D/A Converter", December 1986, pages 983-988				
01		LETHAM ET AL., "A high-performance CMOS 70-Mhzpalette/DAC", December 1987, pages 1041-1047				
01		NAKAMURA ET AL., "A 10-b 70-MS/s CMOS D/A converter", April 1991, pages 637-642				
01		TAKAKURA ET AL., "A10 bit 80 MHz glitchless CMOS D/A converter", May 1991, pages 26.5.1-26.5.4				
01		FOURNIER ET AL., "A 130-MHz 8-b CMOS video DAC for HDTV applications", July 1991, pages 1073-1077				
01		REYNOLDS, "A 320 MHz CMOS triple 8b DAC with on-chip PLL and hardware cursor", February 1994, pages 50-51				
01		CHIN ET AL., "A 10-b 125 MHz CMOS digital-to-analog (DAC) with threshold-voltage compensated current sources", November 1994, pages 1374-1380				
01		WU ET AL., "A low glitch 10-bit 75-MHz CMOS video D/A converter, January 1995, pages 68-72				
		The Authoritative Dictionary of IEEE Standards Terms 7th Edition, page 280				
01		GRAY ET AL., "Analysis and Design of Analog Integrated Circuits, 1997				
EXAMINER	DATE CONSIDERED		10/22/07			
* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.						







ATTORNEY DOCKET NO. APPLICATION NO.
MP0088 09/920,241

LIST OF REFERENCES CITED BY APPLICANT

DATE SUBMITTED TO USPTO: July 13, 2005

APPLICANT
Pierle ROO
FILING DATE GROUP
08/01/2001 2631

FOREIGN PATENT DOCUMENTS

*EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT

OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)


01	Weaver, Jr., "A Third Method of Generation and Detection of Single-Sideband Signals," December 1956, pp. 1703-1705.
01	Niknejad et al., "Analysis and Optimization of Monolithic Inductors and Transformers for RF ICs," 1997, pp. 375-378.
	Weigandt et al., "Analysis of Timing Jitters in CMOS Ring Oscillators," pp. 27-30.
01	Niknejad et al., "Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF IC's," October 1998, pp. 1470-1481.
	Gray et al., Analysis and Design of Analog Integrated Circuits, Fourth Edition.
01	American National Standard, "Fibre Distributed Data Interface (FDDI) - Token Ring Twisted Pair Layer Medium Dependent (TP-PMD)," September 25, 1995.
01	Nguyen et al., "Si IC-Compatible Inductors and LC Passive Filters," August 1990, pp. 1028-1031.
01	Gardner, "Charge-Pump Phase-Lock Loops," November 1980, pp. 1849-1858.
	Dally et al., "High Performance Electrical Signaling."
01	Davies, "Digital Generation of Low-Frequency Sine Waves," June 1969, pp. 97-105.
01	Abidi, "TP 11.1: Direct-Conversion Radio Transceivers for Digital Communications," 1995.
01	Dolle, "A Dynamic Line-Termination Circuit for Multireceiver Nets," December 1993, pp. 1370-1373.
01	Su et al., "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits," April 1993, pp. 420-430.
01	Gray et al., "Future Directions in Silicon ICs for RF Personal Communications," 1995, pp. 83-90.
01	Gabara, "On-Chip Terminating Registers for High Speed ECL-CMOS Interfaces," 1992, pp. 292-295.
01	Horowitz et al., "High-Speed Electrical Signaling: Overview and Limitations," 1998, pp. 12-24.

EXAMINER

DATE CONSIDERED

10/22/07

* EXAMINER: Initial if reference considered material or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



ATTORNEY DOCKET NO.	APPLICATION NO.
MP0088	09/920,241
APPLICANT	
Pierre ROO	
FILING DATE	GROUP
08/01/2001	2631

LIST OF REFERENCES CITED BY APPLICANT

DATE SUBMITTED TO USPTO: July 13, 2005

FOREIGN PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT

OTHER DOCUMENTS (including author, title, date, pertinent pages, etc.)

24	Sedra et al., Microelectronic Circuits, Third Edition, 1991, pp. 86-92.
27	Moon et al., "An All Analog Multiphase Delay Locked Loop Using a Replica Delay Line for Wide Range Operation and Low-Jitter Performance," March 2000, pp. 377-384.
21	I.E.E.E. Standard 802.3: Part 3, "Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Detection," March 8, 2002, pp. 1-378.
	Shoval et al., "WA 18.7 - A Combined 10/125 Mbaud Twisted-Pair Line Driver with Programmable Performance/Power Features," 2000, pp. 314-315.
6	Myson Technology, "MTD214 - Ethernet Encoder/Decoder and 10BaseT Transceiver with Built-in Waveform Shaper," 1997, pp. 1-11.
4	Myson Technology, "MTD972 (Preliminary) 100BaseTX PCS/PMA," 1997, pp. 1-21.
27	Craninckx et al., "A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors," 1997, pp. 736-744.
7	Craninckx et al., "A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors," 1995, pp. 1474-1482.
81	Hung et al., "A 1.24-GHz Monolithic CMOS VCO with Phase Noise of 137 dBc/Hz at a 3-MHz Offset," 1999, pp. 111-113.
67	Rudell et al., "A 1.9-GHz Wide-Band IF Double Conversion CMOS Receiver for Cordless Telephone Applications," 1997, pp. 2071-2088.
	Lin et al., "TP 12.5: A 1.4 GHz Differential Low-Noise CMOS Frequency Synthesizer using a Wideband PLL Architecture," 2000, pp. 204-205, 458.
67	Razavi, "SP 23.6: A 1.8 GHz CMOS Voltage-Controlled Oscillator," 1997, pp. 388-389.
ent	Dec et al., "MP 4.8: A 1.9 GHz Micromachine-Based Low-Phase-Noise CMOS VCO," 1999, pp. 80-81, 449.
67	Sato et al., "SP 21.2: A 1.9 GHz Single-Chip IF Transceiver for Digital Cordless Phones," February 10, 1996.
64	Rudell et al., "SA 18.3: A 1.9 GHz Wide-band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications," 1997, pp. 304-305, 476.
64	Lee et al., "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabytes/s DRAM," 1994, pp. 1491-1496.
67	Leong et al., "A 2.7-V 900-MHz/1.9-GHz Dual-Band Transceiver IC for Digital Wireless Communication," 1999, pp. 286-291.
67	Lam et al., "WP 23.6: A 2.6 GHz/5.2 GHz CMOS Voltage-Controlled Oscillator," 1999, pp. 402-403, 484.
21	Marshall et al., "TA 8.7: A 2.7V GSM Transceiver ICs with On-Chip Filtering," 1995.

EXAMINER

E. J. M.

DATE CONSIDERED

10/22/07

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

ATTORNEY DOCKET NO.

MP0088

APPLICATION NO.

09/920,241

LIST OF REFERENCES CITED BY APPLICANT

APPLICANT

Pierre ROO

FILING DATE

08/01/2001

GROUP

2631

DATE SUBMITTED TO USPTO: July 13, 2005

FOREIGN PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT
21	62-159925	7/15/87	JP	—	—	
21	6-276182	9/30/94	JP	—	—	

OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)


21	Sedra et al., Microelectronic Circuits, 3rd ed., 1991
21	Yee et al., An Integratable 1-2.5 Gbps Low Jitter CMOS Transceiver with Built in Self Test Capability, 1999
21	Intersil, HC-5509B ITU CO/Loop Carrier SLIC, 8/2003
21	Regan, ADSL Line Driver/Receiver Design Guide, Part 1, 2/2000
21	Phillips, The HC-5502X14X Telephone Subscriber Line Interface Circuits (SLIC), 1/1997
21	Fuad Et al., An Operational Amplifier Circulator Based on the Weighted Summer, 6/1975
21	Narayanan et al., Doppler Estimation Using a Coherent Ultrawide-Band Random Noise Radar, 6/2000
21	Stephens, Active Output Impedance for ADLS Line Drivers, 11/2002
	High Speed Modem Solutions Info Card 20
	Reffens et al., An ADSL Integrated Active Hybrid Circuit
21	Everitt et al., A CMOS Transceiver for 10-Mb/s and 100-Mb/s Ethernet, 12/1998
21	Azadet et al., A Gigabit Transceiver Chip Set for UTP CA-6 Cables in Digital CMOS Technology, 2/2000
	Re et al., A DSP Receiver for 1000 Base T PHY, 2001
21	Baird et al., A Mixed Sample 120M s PRML Solution for DVD Systems, 1999
21	Baker, An Adaptive Cable Equalizer for Serial Digital Rates to 400Mb/s, 1996
21	Chan et al., A 100 Mb/s CMOS 100Base-T4 Fast Ethernet Transceiver for Category 3, 4 & 5 UTP, 1998
21	Everitt et al., A 10/100Mb/s CMOS Ethernet Transceiver for 10BaseT, 10BaseTX and 100Base FX, 1998
	Kelly et al., A Mixed Signal DFE/FIR Receiver for 100BaseTX Applications, 2000
	Shoaei et al., A 3V Low Power 0.25um CMOS 100Mb/s Receiver for Fast Ethernet, 2000
21	Walker et al., A Two Chip 1.5 GBd Serial Link Interface, 12/1992
	Linear Technology High Speed Modem Solutions Info Card

EXAMINER

DATE CONSIDERED

10/22/07

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



FORM PTO 1449 MODIFIED
U.S. PATENT AND TRADEMARK OFFICE

ATTORNEY DOCKET NO.

MP0088

APPLICATION NO.

09/920,241

LIST OF REFERENCES CITED BY APPLICANT

APPLICANT

Pierte ROO

FILING DATE

08/01/2001

GROUP

2631

DATE SUBMITTED TO USPTO: July 13, 2005

OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)

01	Mueller, Combining Echo Cancellation and Decision Feedback Equalization, 02/29/1979
	Boo et al., A CMOS Transceiver Analog Front-end for Gigabit Ethernet over Cat-5 Cables, 2001
	Shoval, A Combined 10/125-Mbaud Twisted Pair Line Driver with Programmable Performance/Power Features, 2000
01	Knight, Jr. et al., A Self-Terminating Low-Voltage Swing CMOS Output Driver, 1988, 457-464
21	Maneatis, Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques, 11/1996, 1723-1732
31	Chang et al., Large Suspended Inductors on Silicon and Their Use in a 1-um CMOS RF Amplifier, 5/1993, 246-248
01	Gharpurey et al., Modeling and Analysis of Substrate Coupling in Integrated Cicuits, 3/1996, 344-353
01	Young et al., Monolithic High-Performance three-Dimensional Coil Inductors for Wireless Communications, 1997
20	Efendovich et al., Multifrequency Zero-Jitter Delay-Locked Loop, 1/1994, 67-70
	Munshi et al., Adaptive Impedance Matching, 69-72
01	Niknejad et al., Numerically Stable Green Function for Modeling and Analysis fo Substrate Coupling in Integrated Circuits, 4/1998, 305-315
01	Hajimiri et al., Phase Noise in Multi-Gigahertz CMOS Ring Oscillators, 1998, 49-52
	Kim et al., PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design, 31-34
01	Rudell et al., Recent Developments in High Integration Multi-Standard CMOS Transceivers for Personal Communication Systems, 1998, 149-154
01	Shoval et al., A 100 Mb/s BiCMOS Adaptive Pulse-Shaping Filter, 12/1995, 1692-1702
01	Jansen et al., SP 23.8: Silicon Bipolar VCO Family for 1.1 to 2.2 GHz with Fully-Integrated Tank and Tuning Circuits, 2/8/1997, 392-393 & 492

EXAMINER

DATE CONSIDERED

10/22/07

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO 1449 MODIFIED U.S. PATENT AND TRADEMARK OFFICE		ATTORNEY DOCKET NO. MP0088	APPLICATION NO. 09/920,241
LIST OF REFERENCES CITED BY APPLICANT		APPLICANT Pierle ROO	
		FILING DATE 08/01/2001	GROUP 2631
DATE SUBMITTED TO USPTO: July 8, 2005			
OTHER DOCUMENTS (Including author, title, date, pertinent pages, etc.)			
01	Bertolaccini, Mario, et al., "A Precision Frequency Offset and Drift Corrector for Low-Frequency Applications, IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, Vol. IM-34, No. 3, September, 1985, pp. 405-412.		
01	Everitt, James, et al., "A CMOS Transceiver for 10-Mb/s and 100-Mb/s Ethernet," IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol. 33, No. 12, December 1998, pp. 2169-2177.		
	Kelly, N. Patrick, et al., "WA 18.5 - A Mixed-Signal DFE/FFE Receiver for 100Base-TX Applications," ISSCC 2000/SESSION 18/WIRELINE COMMUNICATIONS/PAPER WA 18.5, 2000 IEEE International Solid State Circuits Conference, pp. 310-311.		
01	Song, Bang-Sup, et al., "FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels," ISSCC 96/SESSION 12/SERIAL DATA COMMUNICATIONS/PAPER FP 12.1, 1996 IEEE International Solid State Circuits Conference pp. 194-196.		
	LINEAR TECHNOLOGY, High Speed Modem Solutions, InfoCard 20, Linear Technology Corporation.		
	LINEAR TECHNOLOGY, LT1355/LT1356, Dual and Quad 12MHz, 400V/us Op Amps, Linear Technology Corporation, pp. 1-16.		
	LINEAR TECHNOLOGY, LT1358/LT1359, Dual and Quad 25MHz, 600V/us Op Amps, Linear Technology Corporation, pp. 1-12.		
	LINEAR TECHNOLOGY, LT1361/LT1362, Dual and Quad 50MHz, 800V/us Op Amps, Linear Technology Corporation, pp. 1-12.		
	LINEAR TECHNOLOGY, LT1364/LT1365, Dual and Quad 70MHz, 1000V/us Op Amps, Linear Technology Corporation, pp. 1-12.		
	LINEAR TECHNOLOGY, LT1013/LT1014, Dual/Quad 3mA, 100MHz, 750V/us Operational Amplifiers, Linear Technology Corporation, pp. 1-16.		
	Yamaguchi, et al., "400Mbit/s Submarine Optical Repeater Using Integrated Circuits," Fujitsu Laboratories Ltd. and ENGLISH LANGUAGE TRANSLATION		
	Uda, et al., "125Mbit/s Fiber Optic Transmitter/Receiver with Duplex Connector," Fiber Optic Communications Development Div., NEC Corporation, NEC Engineering, Ltd. and ENGLISH LANGUAGE TRANSLATION		
01	Mueller, K.H., "Combining Echo Cancellation and Decision Feedback Equalization," THE BELL SYSTEM TECHNICAL JOURNAL, Vol. 58, No. 2, February 1979, pp. 491-500.		
01	Goldberg, Lee, "Gigabit Ethernet PHY Chip Sets LAN Speed Record for CopperStory," TECH INSIGHTS, November 16, 1998.		
	IEEE STANDARDS 802.3ab-2002, "Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications", pp. 147-249		
EXAMINER	DATE CONSIDERED 10/22/07		
* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.			
SHEET 4 OF 5			